mirror of
https://git.savannah.gnu.org/git/guile.git
synced 2025-05-03 05:20:16 +02:00
3a04a40aae
2006-11-22 Paolo Bonzini <bonzini@gnu.org> * lightning/i386/asm-i386.h: Move x86-64 instructions... * lightning/i386/asm-64.h: ... here. * lightning/i386/fp-32.h: Fix bugfixes worked around in froofyJIT. Add JIT_FPRET. * lightning/sparc/fp.h: Likewise. * lightning/ppc/fp.h: Likewise. * lightning/fp-common.h: Adjust for JIT_FPRET. * tests/funcfp.c: Adjust for JIT_FPRET. * tests/rpnfp.c: Adjust for JIT_FPRET. git-archimport-id: bonzini@gnu.org--2004b/lightning--stable--1.2--patch-47 git-archimport-id: bonzini@gnu.org--2004b/lightning--stable--1.2--patch-48
207 lines
8.9 KiB
C
207 lines
8.9 KiB
C
/******************************** -*- C -*- ****************************
|
|
*
|
|
* Run-time assembler & support macros for the PowerPC math unit
|
|
*
|
|
***********************************************************************/
|
|
|
|
|
|
/***********************************************************************
|
|
*
|
|
* Copyright 2000, 2001, 2002 Free Software Foundation, Inc.
|
|
* Written by Paolo Bonzini.
|
|
*
|
|
* This file is part of GNU lightning.
|
|
*
|
|
* GNU lightning is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU Lesser General Public License as published
|
|
* by the Free Software Foundation; either version 2.1, or (at your option)
|
|
* any later version.
|
|
*
|
|
* GNU lightning is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
|
* License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
* along with GNU lightning; see the file COPYING.LESSER; if not, write to the
|
|
* Free Software Foundation, 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*
|
|
***********************************************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef __lightning_asm_fp_h
|
|
#define __lightning_asm_fp_h
|
|
|
|
|
|
#define JIT_FPR_NUM 6
|
|
#define JIT_FPRET 1
|
|
#define JIT_FPR(i) (8+(i))
|
|
|
|
|
|
/* Make space for 1 or 2 words, store address in REG */
|
|
#define jit_data(REG, D1) (_FBA (18, 8, 0, 1), _jit_L(D1), MFLRr(REG))
|
|
|
|
#define jit_addr_d(rd,s1,s2) FADDDrrr((rd),(s1),(s2))
|
|
#define jit_subr_d(rd,s1,s2) FSUBDrrr((rd),(s1),(s2))
|
|
#define jit_mulr_d(rd,s1,s2) FMULDrrr((rd),(s1),(s2))
|
|
#define jit_divr_d(rd,s1,s2) FDIVDrrr((rd),(s1),(s2))
|
|
|
|
#define jit_addr_f(rd,s1,s2) FADDSrrr((rd),(s1),(s2))
|
|
#define jit_subr_f(rd,s1,s2) FSUBSrrr((rd),(s1),(s2))
|
|
#define jit_mulr_f(rd,s1,s2) FMULSrrr((rd),(s1),(s2))
|
|
#define jit_divr_f(rd,s1,s2) FDIVSrrr((rd),(s1),(s2))
|
|
|
|
#define jit_movr_d(rd,rs) ( (rd) == (rs) ? 0 : FMOVErr((rd),(rs)))
|
|
#define jit_movi_d(reg0,d) do { \
|
|
double _v = (d); \
|
|
_FBA (18, 12, 0, 1); \
|
|
memcpy(_jit.x.uc_pc, &_v, sizeof (double)); \
|
|
_jit.x.uc_pc += sizeof (double); \
|
|
MFLRr (JIT_AUX); \
|
|
jit_ldxi_d((reg0), JIT_AUX, 0); \
|
|
} while(0)
|
|
|
|
|
|
#define jit_movr_f(rd,rs) ( (rd) == (rs) ? 0 : FMOVErr((rd),(rs)))
|
|
#define jit_movi_f(reg0,f) do { \
|
|
float _v = (f); \
|
|
_FBA (18, 8, 0, 1); \
|
|
memcpy(_jit.x.uc_pc, &_v, sizeof (float)); \
|
|
_jit.x.uc_pc += sizeof (float); \
|
|
MFLRr (JIT_AUX); \
|
|
jit_ldxi_f((reg0), JIT_AUX, 0); \
|
|
} while(0)
|
|
|
|
|
|
#define jit_abs_d(rd,rs) FABSrr((rd),(rs))
|
|
#define jit_negr_d(rd,rs) FNEGrr((rd),(rs))
|
|
#define jit_sqrt_d(rd,rs) FSQRTDrr((rd),(rs))
|
|
|
|
|
|
#define jit_ldxi_f(reg0, rs, is) (_siP(16,(is)) ? LFSrri((reg0),(rs),(is)) : (MOVEIri(JIT_AUX,(is)),LFSxrrr((reg0),(rs),JIT_AUX)))
|
|
#define jit_ldxi_d(reg0, rs, is) (_siP(16,(is)) ? LFDrri((reg0),(rs),(is)) : (MOVEIri(JIT_AUX,(is)),LFDxrrr((reg0),(rs),JIT_AUX)))
|
|
#define jit_ldxr_f(reg0, s1, s2) LFSxrrr((reg0),(s1),(s2))
|
|
#define jit_ldxr_d(reg0, s1, s2) LFDxrrr((reg0),(s1),(s2))
|
|
#define jit_ldi_f(reg0, is) (_siP(16,(is)) ? LFSrri((reg0),0,(is)) : (MOVEIri(JIT_AUX,(is)),LFSrri((reg0),JIT_AUX,0)))
|
|
#define jit_ldi_d(reg0, is) (_siP(16,(is)) ? LFDrri((reg0),0,(is)) : (MOVEIri(JIT_AUX,(is)),LFDrri((reg0),JIT_AUX,0)))
|
|
#define jit_ldr_f(reg0, rs) LFSrri((reg0),(rs),0)
|
|
#define jit_ldr_d(reg0, rs) LFDrri((reg0),(rs),0)
|
|
#define jit_stxi_f(id, rd, reg0) (_siP(16,(id)) ? STFSrri((reg0),(rd),(id)) : (MOVEIri(JIT_AUX,(id)),STFSrri((reg0),(rd),JIT_AUX)))
|
|
#define jit_stxi_d(id, rd, reg0) (_siP(16,(id)) ? STFDrri((reg0),(rd),(id)) : (MOVEIri(JIT_AUX,(id)),STFDrri((reg0),(rd),JIT_AUX)))
|
|
#define jit_stxr_f(d1, d2, reg0) STFSxrrr((reg0),(d1),(d2))
|
|
#define jit_stxr_d(d1, d2, reg0) STFDxrrr((reg0),(d1),(d2))
|
|
#define jit_sti_f(id, reg0) (_siP(16,(id)) ? STFSrri((reg0),0,(id)) : (MOVEIri(JIT_AUX,(id)),STFSrri((reg0),JIT_AUX,0)))
|
|
#define jit_sti_d(id, reg0) (_siP(16,(id)) ? STFDrri((reg0),0,(id)) : (MOVEIri(JIT_AUX,(id)),STFDrri((reg0),JIT_AUX,0)))
|
|
#define jit_str_f(rd, reg0) STFSrri((reg0),(rd),0)
|
|
#define jit_str_d(rd, reg0) STFDrri((reg0),(rd),0)
|
|
|
|
#define jit_fpboolr(d, s1, s2, rcbit) ( \
|
|
FCMPOrrr(_cr0,(s1),(s2)), \
|
|
MFCRr((d)), \
|
|
EXTRWIrrii((d), (d), 1, (rcbit)))
|
|
|
|
#define jit_fpboolr_neg(d, s1, s2,rcbit) ( \
|
|
FCMPOrrr(_cr0,(s1),(s2)), \
|
|
MFCRr((d)), \
|
|
EXTRWIrrii((d), (d), 1, (rcbit)), \
|
|
XORIrri((d), (d), 1))
|
|
|
|
#define jit_fpboolur(d, s1, s2, rcbit) ( \
|
|
FCMPUrrr(_cr0,(s1),(s2)), \
|
|
MFCRr((d)), \
|
|
EXTRWIrrii((d), (d), 1, (rcbit)))
|
|
|
|
#define jit_fpboolur_neg(d, s1, s2,rcbit) ( \
|
|
FCMPUrrr(_cr0,(s1),(s2)), \
|
|
MFCRr((d)), \
|
|
EXTRWIrrii((d), (d), 1, (rcbit)), \
|
|
XORIrri((d), (d), 1))
|
|
|
|
#define jit_fpboolur_or(d, s1, s2, bit1, bit2) (\
|
|
FCMPUrrr(_cr0,(s1),(s2)), \
|
|
CRORiii((bit1), (bit1), (bit2)), \
|
|
MFCRr((d)), \
|
|
EXTRWIrrii((d), (d), 1, (bit1)))
|
|
|
|
#define jit_gtr_d(d, s1, s2) jit_fpboolr ((d),(s1),(s2),_gt)
|
|
#define jit_ger_d(d, s1, s2) jit_fpboolr_neg((d),(s1),(s2),_lt)
|
|
#define jit_ltr_d(d, s1, s2) jit_fpboolr ((d),(s1),(s2),_lt)
|
|
#define jit_ler_d(d, s1, s2) jit_fpboolr_neg((d),(s1),(s2),_gt)
|
|
#define jit_eqr_d(d, s1, s2) jit_fpboolr ((d),(s1),(s2),_eq)
|
|
#define jit_ner_d(d, s1, s2) jit_fpboolr_neg((d),(s1),(s2),_eq)
|
|
#define jit_unordr_d(d, s1, s2) jit_fpboolur ((d),(s1),(s2),_un)
|
|
#define jit_ordr_d(d, s1, s2) jit_fpboolur_neg((d),(s1),(s2),_un)
|
|
#define jit_unler_d(d, s1, s2) jit_fpboolur_neg ((d), (s1), (s2), _gt)
|
|
#define jit_unltr_d(d, s1, s2) jit_fpboolur_or ((d), (s1), (s2), _un, _lt)
|
|
#define jit_unger_d(d, s1, s2) jit_fpboolur_neg ((d), (s1), (s2), _lt)
|
|
#define jit_ungtr_d(d, s1, s2) jit_fpboolur_or ((d), (s1), (s2), _un, _gt)
|
|
#define jit_ltgtr_d(d, s1, s2) jit_fpboolur_or ((d), (s1), (s2), _gt, _lt)
|
|
#define jit_uneqr_d(d, s1, s2) jit_fpboolur_or ((d), (s1), (s2), _un, _eq)
|
|
|
|
#define jit_fpbr(d, s1, s2, rcbit) ( \
|
|
FCMPOrrr(_cr0,(s1),(s2)), \
|
|
BTii ((rcbit), (d)))
|
|
|
|
#define jit_fpbr_neg(d, s1, s2,rcbit) ( \
|
|
FCMPOrrr(_cr0,(s1),(s2)), \
|
|
BFii ((rcbit), (d)))
|
|
|
|
#define jit_fpbur(d, s1, s2, rcbit) ( \
|
|
FCMPUrrr(_cr0,(s1),(s2)), \
|
|
BTii ((rcbit), (d)))
|
|
|
|
#define jit_fpbur_neg(d, s1, s2,rcbit) ( \
|
|
FCMPUrrr(_cr0,(s1),(s2)), \
|
|
BFii ((rcbit), (d)))
|
|
|
|
#define jit_fpbur_or(d, s1, s2, bit1, bit2) ( \
|
|
FCMPUrrr(_cr0,(s1),(s2)), \
|
|
CRORiii((bit1), (bit1), (bit2)), \
|
|
BTii ((bit1), (d)))
|
|
|
|
#define jit_bgtr_d(d, s1, s2) jit_fpbr ((d),(s1),(s2),_gt)
|
|
#define jit_bger_d(d, s1, s2) jit_fpbr_neg((d),(s1),(s2),_lt)
|
|
#define jit_bltr_d(d, s1, s2) jit_fpbr ((d),(s1),(s2),_lt)
|
|
#define jit_bler_d(d, s1, s2) jit_fpbr_neg((d),(s1),(s2),_gt)
|
|
#define jit_beqr_d(d, s1, s2) jit_fpbr ((d),(s1),(s2),_eq)
|
|
#define jit_bner_d(d, s1, s2) jit_fpbr_neg((d),(s1),(s2),_eq)
|
|
#define jit_bunordr_d(d, s1, s2) jit_fpbur ((d),(s1),(s2),_un)
|
|
#define jit_bordr_d(d, s1, s2) jit_fpbur_neg((d),(s1),(s2),_un)
|
|
#define jit_bunler_d(d, s1, s2) jit_fpbur_neg ((d), (s1), (s2), _gt)
|
|
#define jit_bunltr_d(d, s1, s2) jit_fpbur_or ((d), (s1), (s2), _un, _lt)
|
|
#define jit_bunger_d(d, s1, s2) jit_fpbur_neg ((d), (s1), (s2), _lt)
|
|
#define jit_bungtr_d(d, s1, s2) jit_fpbur_or ((d), (s1), (s2), _un, _gt)
|
|
#define jit_bltgtr_d(d, s1, s2) jit_fpbur_or ((d), (s1), (s2), _gt, _lt)
|
|
#define jit_buneqr_d(d, s1, s2) jit_fpbur_or ((d), (s1), (s2), _un, _eq)
|
|
|
|
#define jit_pusharg_d(rs) (_jitl.nextarg_putd--,jit_movr_d((_jitl.nextarg_putf+_jitl.nextarg_putd+1), (rs)))
|
|
#define jit_pusharg_f(rs) (_jitl.nextarg_putf--,jit_movr_f((_jitl.nextarg_putf+_jitl.nextarg_putd+1), (rs)))
|
|
|
|
|
|
#define jit_floorr_d_i(rd,rs) (MTFSFIri(7,3), \
|
|
FCTIWrr(7,(rs)), \
|
|
MOVEIri(JIT_AUX,-4), \
|
|
STFIWXrrr(7,JIT_SP,JIT_AUX), \
|
|
LWZrm((rd),-4,JIT_SP))
|
|
|
|
#define jit_ceilr_d_i(rd,rs) (MTFSFIri(7,2), \
|
|
FCTIWrr(7,(rs)), \
|
|
MOVEIri(JIT_AUX,-4), \
|
|
STFIWXrrr(7,JIT_SP,JIT_AUX), \
|
|
LWZrm((rd),-4,JIT_SP))
|
|
|
|
#define jit_roundr_d_i(rd,rs) (MTFSFIri(7,0), \
|
|
FCTIWrr(7,(rs)), \
|
|
MOVEIri(JIT_AUX,-4), \
|
|
STFIWXrrr(7,JIT_SP,JIT_AUX), \
|
|
LWZrm((rd),-4,JIT_SP))
|
|
|
|
#define jit_truncr_d_i(rd,rs) (FCTIWZrr(7,(rs)), \
|
|
MOVEIri(JIT_AUX,-4), \
|
|
STFIWXrrr(7,JIT_SP,JIT_AUX), \
|
|
LWZrm((rd),-4,JIT_SP))
|
|
|
|
#endif /* __lightning_asm_h */
|