1
Fork 0
mirror of https://git.savannah.gnu.org/git/guile.git synced 2025-05-03 05:20:16 +02:00
guile/include/lightning
pcpa 89f1e2f608 Properly split instruction groups for predicate registers.
* include/lightning/jit_ia64.h, include/lightning/jit_private.h,
	lib/jit_ia64-cpu.c, lib/jit_ia64-fpu.c, lib/jit_ia64.c,
	lib/lightning.c: Rework code to detect need of a "stop" to
	also handle predicates, as if a predicate is written, it
	cannot be read in the same instruction group.
	  Use a single jit_regset_t variable for all registers when
	checking need for a stop (increment value by 128 for
	float registers).
	  Correct wrong "subi" implementation, as the code executed
	is r0=im-r1, not r0=r1-im.
	  Use standard lightning 6 fpr registers, and rework to
	use callee save float registers, that may be spill/reloaded
	in prolog/epilog. This is required because some jit
	instructions implementations need to call functions; currently
	integer div/mod and float sqrt, what may change the value of
	scratch float registers.
	  Rework point of "sync" of branches that need to return a
	patch'able address, because the need for a "stop" before a
	predicate read causes all branches to be the instruction
	in slot 0, as there is no template to "stop" and branch
	in the same instruction "bundle".
2013-04-26 06:02:29 -03:00
..
jit_arm.h Make JIT_RET, JIT_FRET and JIT_SP private. 2013-01-17 16:13:29 -02:00
jit_ia64.h Properly split instruction groups for predicate registers. 2013-04-26 06:02:29 -03:00
jit_mips.h Make JIT_RET, JIT_FRET and JIT_SP private. 2013-01-17 16:13:29 -02:00
jit_ppc.h Adapt PowerPC port to work in Darwin 32 bit and Linux 64 bit. 2013-03-10 15:36:25 -03:00
jit_private.h Properly split instruction groups for predicate registers. 2013-04-26 06:02:29 -03:00
jit_sparc.h Pass all but the (not yet implemented) qmul and qdiv tests in sparc 2013-02-19 01:06:18 -03:00
jit_x86.h Make JIT_RET, JIT_FRET and JIT_SP private. 2013-01-17 16:13:29 -02:00
Makefile.am Add basic Itanium port infrastructure. 2013-04-25 21:56:32 -03:00