1
Fork 0
mirror of https://git.savannah.gnu.org/git/guile.git synced 2025-06-06 04:00:26 +02:00
guile/lib
pcpa 89f1e2f608 Properly split instruction groups for predicate registers.
* include/lightning/jit_ia64.h, include/lightning/jit_private.h,
	lib/jit_ia64-cpu.c, lib/jit_ia64-fpu.c, lib/jit_ia64.c,
	lib/lightning.c: Rework code to detect need of a "stop" to
	also handle predicates, as if a predicate is written, it
	cannot be read in the same instruction group.
	  Use a single jit_regset_t variable for all registers when
	checking need for a stop (increment value by 128 for
	float registers).
	  Correct wrong "subi" implementation, as the code executed
	is r0=im-r1, not r0=r1-im.
	  Use standard lightning 6 fpr registers, and rework to
	use callee save float registers, that may be spill/reloaded
	in prolog/epilog. This is required because some jit
	instructions implementations need to call functions; currently
	integer div/mod and float sqrt, what may change the value of
	scratch float registers.
	  Rework point of "sync" of branches that need to return a
	patch'able address, because the need for a "stop" before a
	predicate read causes all branches to be the instruction
	in slot 0, as there is no template to "stop" and branch
	in the same instruction "bundle".
2013-04-26 06:02:29 -03:00
..
jit_arm-cpu.c Rework to better describe what is used only during jit generation. 2013-03-06 16:49:26 -03:00
jit_arm-swf.c Test and correct test cases in all current backends. 2013-01-02 17:53:51 -02:00
jit_arm-vfp.c Make current test cases pass in armv7l. 2012-12-05 23:48:40 -02:00
jit_arm.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_disasm.c Add a simple memory management wrapper. 2013-03-29 12:10:36 -03:00
jit_ia64-cpu.c Properly split instruction groups for predicate registers. 2013-04-26 06:02:29 -03:00
jit_ia64-fpu.c Properly split instruction groups for predicate registers. 2013-04-26 06:02:29 -03:00
jit_ia64.c Properly split instruction groups for predicate registers. 2013-04-26 06:02:29 -03:00
jit_memory.c Do not start over jit generation if can safely grow buffer size. 2013-03-29 12:53:40 -03:00
jit_mips-cpu.c Add basic Itanium port infrastructure. 2013-04-25 21:56:32 -03:00
jit_mips-fpu.c Rework {get,push}arg{,i,r}_{f,d} to a more descriptive name and usage. 2013-01-09 17:14:51 -02:00
jit_mips.c Add basic Itanium port infrastructure. 2013-04-25 21:56:32 -03:00
jit_note.c Add a simple memory management wrapper. 2013-03-29 12:10:36 -03:00
jit_ppc-cpu.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_ppc-fpu.c Adapt PowerPC port to work in Darwin 32 bit and Linux 64 bit. 2013-03-10 15:36:25 -03:00
jit_ppc.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_print.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_sparc-cpu.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_sparc-fpu.c Pass all but the (not yet implemented) qmul and qdiv tests in sparc 2013-02-19 01:06:18 -03:00
jit_sparc.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_x86-cpu.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
jit_x86-sse.c Add new extensive float comparison and conversion test case 2012-12-29 14:16:45 -02:00
jit_x86-x87.c Add new extensive float comparison and conversion test case 2012-12-29 14:16:45 -02:00
jit_x86.c Make it simpler to add support for more than 64 registers. 2013-04-10 15:07:01 -03:00
lightning.c Properly split instruction groups for predicate registers. 2013-04-26 06:02:29 -03:00
Makefile.am Add basic Itanium port infrastructure. 2013-04-25 21:56:32 -03:00