mirror/guix
mirror/guix
1
Fork 0
mirror of https://https.git.savannah.gnu.org/git/guix.git/ synced 2025-07-13 10:30:43 +02:00
Code Releases Activity

gnu: nvc: Update to 1.15.2.

Browse source 
* gnu/packages/fpga.scm (nvc): Update to 1.15.2.

Change-Id: I160e0927b28efc980e9b7ce4aae9466dbabb1666
Signed-off-by: Zheng Junjie <z572@z572.online>
This commit is contained in:
Cayetano Santos 2025-03-24 14:16:36 +01:00 • committed by Zheng Junjie
parent 4d655e4883
commit 5d2f5d1761
No known key found for this signature in database
GPG key ID: 3B5AA993E1A2DFF0
1 changed files with 7 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

11
gnu/packages/fpga.scm
View file

@ -521,7 +521,7 @@ automated testing of HDL code.")
(define-public nvc (define-public nvc
(package (package
(name "nvc") (name "nvc")
(version "1.15.1") (version "1.15.2")
(source (origin (source (origin
(method git-fetch) (method git-fetch)
(uri (git-reference (uri (git-reference
@ -530,11 +530,12 @@ automated testing of HDL code.")
(file-name (git-file-name name version)) (file-name (git-file-name name version))
(sha256 (sha256
(base32 (base32
"1hqkgwkvflha1fpch13byb8clwa97n6z1d9a2d34cqzsjrzkdx0k")))) "1r6ba5jw4ja0hv366686d8haakm57h3fl95w81hda8haq6g0dj0q"))))
(build-system gnu-build-system) (build-system gnu-build-system)
(arguments (arguments
(list #:out-of-source? #t (list #:out-of-source? #t
#:configure-flags #~(list "--enable-vhpi") #:configure-flags #~(list "--enable-vhpi" "--enable-tcl" "--enable-gcov"
"--enable-llvm")
#:phases #~(modify-phases %standard-phases #:phases #~(modify-phases %standard-phases
(add-after 'unpack 'clean-up (add-after 'unpack 'clean-up
(lambda _ (lambda _
@ -550,8 +551,10 @@ automated testing of HDL code.")
check)) ; for the tests check)) ; for the tests
(inputs (inputs
(list elfutils (list elfutils
llvm-9 llvm
libffi libffi
readline
tcl
`(,zstd "lib"))) `(,zstd "lib")))
(synopsis "VHDL compiler and simulator") (synopsis "VHDL compiler and simulator")
(description "This package provides a VHDL compiler and simulator.") (description "This package provides a VHDL compiler and simulator.")