mirror of
https://git.savannah.gnu.org/git/guile.git
synced 2025-06-03 10:40:21 +02:00
Correct testcases in the mips backend.
* lib/jit_mips-fpu.c: Correct wrong register order in stxr_{f,d} in the mips backend.
This commit is contained in:
parent
66cb4452d7
commit
ee0fab1dae
2 changed files with 9 additions and 4 deletions
|
@ -1,3 +1,8 @@
|
|||
2012-12-05 Paulo Andrade <pcpa@gnu.org>
|
||||
|
||||
* lib/jit_mips-fpu.c: Correct wrong register order in stxr_{f,d}
|
||||
in the mips backend.
|
||||
|
||||
2012-12-05 Paulo Andrade <pcpa@gnu.org>
|
||||
|
||||
* lib/jit_arm-vfp.c: Correct regression found in armv7l with
|
||||
|
|
|
@ -686,8 +686,8 @@ _stxr_f(jit_state_t *_jit, jit_int32_t r0, jit_int32_t r1, jit_int32_t r2)
|
|||
{
|
||||
jit_int32_t reg;
|
||||
reg = jit_get_reg(jit_class_gpr);
|
||||
addr(rn(reg), r1, r2);
|
||||
str_f(rn(reg), r0);
|
||||
addr(rn(reg), r0, r1);
|
||||
str_f(rn(reg), r2);
|
||||
jit_unget_reg(reg);
|
||||
}
|
||||
|
||||
|
@ -916,8 +916,8 @@ _stxr_d(jit_state_t *_jit, jit_int32_t r0, jit_int32_t r1, jit_int32_t r2)
|
|||
{
|
||||
jit_int32_t reg;
|
||||
reg = jit_get_reg(jit_class_gpr);
|
||||
addr(rn(reg), r1, r2);
|
||||
str_d(rn(reg), r0);
|
||||
addr(rn(reg), r0, r1);
|
||||
str_d(rn(reg), r2);
|
||||
jit_unget_reg(reg);
|
||||
}
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue